Jan 5, 2007 #1 E edajason Member level 3 Joined Nov 5, 2004 Messages 60 Helped 6 Reputation 12 Reaction score 5 Trophy points 1,288 Activity points 441 When design a PLL chip, do you guys use an internal voltage regulator to provide power supply for the chip core? For industry, people might choose this way to improve the supply noise performance. Any inputs?
When design a PLL chip, do you guys use an internal voltage regulator to provide power supply for the chip core? For industry, people might choose this way to improve the supply noise performance. Any inputs?
Jan 7, 2007 #2 P paladinzlp Full Member level 2 Joined Feb 2, 2005 Messages 133 Helped 4 Reputation 8 Reaction score 0 Trophy points 1,296 Activity points 916 use voltage regulator to improve the PLL's phase noise including divider,charge-pump,pfd and vco.
Oct 14, 2008 #3 J joe_chen Member level 2 Joined Oct 3, 2007 Messages 46 Helped 3 Reputation 6 Reaction score 1 Trophy points 1,288 Activity points 1,435 but the regulator's high frequency rejection is more critical when in noisy digital chip
Oct 20, 2008 #4 D dadhich Newbie Joined Oct 20, 2008 Messages 1 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,281 Activity points 1,285 PLL jitter minimization how to minimize jitter in PLL using Verilog code
Dec 9, 2008 #5 J joe_chen Member level 2 Joined Oct 3, 2007 Messages 46 Helped 3 Reputation 6 Reaction score 1 Trophy points 1,288 Activity points 1,435 it is some help for adding the reg