PLL or simple clock divider ?

Binome · Feb 15, 2016

Hi,
Im using a Cyclone IV FPGA on a DE0-nano board. The original clock is 50MHz and I have to use a 5MHz one. Should I use an included PLL or a simple divider to have a smaller frequency? What are the differences and what is best?
Thanks.

FvM · Feb 15, 2016

Although GCLK networks can be driven by internal logic, e.g. a frequency divider implemented in LEs, I won't do that. Setting up a PLL with 50 MHz input and 5 MHz output frequency is simple and straightforward.

The other option is to use a 50 MHz clock and a 5 MHz clock enable.

PLL or simple clock divider ?

Binome

Full Member level 3

FvM

Super Moderator

Similar threads

PLL or simple clock divider ?

Binome

Full Member level 3

FvM

Super Moderator

Similar threads

Privacy & Transparency

Privacy & Transparency