Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PLL loop bandwidth and Phase margin

Status
Not open for further replies.

Rames52

Newbie level 2
Joined
Sep 28, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
My PLL output frequency is 8GHz.and I have a problem,my control voltage of vco variation is high? how can eleminate this issue?

I have R=9k ohm and C1=80p and C2=2p ????
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top