PLL locking takes long time, strange frequency vs time curve

Status
Not open for further replies.
G

golohoyeah

Junior Member level 2
Joined
Mar 27, 2002
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
111


Hi, all,
I have a problem of having a strange frequency vs time curves as the image (Cadence simulation with real device). It seems there are steps in between and make the locking time much longer.
Could anyone tell me what is the problem? is it due to the dead zone for the phase detector or what?

thanks in advance.

golohoyeah
 

Could anyone tell me what is the problem? is it due to the dead zone for the phase detector?
Click to expand...

If you designed a detector with dead zone, apparently yes. Why did you?
 

I modified an old design which operates at much lower frequency, vco freq. 16MHz; I think I overlook this design paramter.
Do you have any literature for designing phase detector for higher frequency? thanks in advance
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…