Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PLL control voltage test, pls help!

Status
Not open for further replies.

fanatic

Newbie level 6
Joined
Dec 10, 2008
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,335
Now I'm doing pll chip test. How can I test the curve of settling of control voltage(output of the charge pump in CPPLL), if this point has a exterior pad?
During simulation, we can give this point an inatial condition, then we can get the settling curve of control voltage, any method for testing? How can I get the information of this voltage?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top