PLL control voltage test, pls help!

Status
Not open for further replies.

fanatic

Newbie level 6
Joined
Dec 10, 2008
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,335
Now I'm doing pll chip test. How can I test the curve of settling of control voltage(output of the charge pump in CPPLL), if this point has a exterior pad?
During simulation, we can give this point an inatial condition, then we can get the settling curve of control voltage, any method for testing? How can I get the information of this voltage?
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…