Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Place of Pipelined Registers in the design

Thread starter MSAKARIM
Start date May 1, 2021

Status: Not open for further replies.

May 1, 2021

#1

M

MSAKARIM

Full Member level 3

Is the pipeline register placed after datapaths only?

Sort by date Sort by votes

May 1, 2021

#2

barry

Advanced Member level 7

MSAKARIM said:
Is the pipeline register placed after datapaths only?

Your question makes no sense. Pipeline registers are PART OF the datapath.

Upvote 0 Downvote

Status: Not open for further replies.

Similar threads

X
VHDL Testbench (Weird output in the simulation)
- Started by Xenon02
- Jan 21, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design
K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
E
The reason of Verilog signed math calculation error
- Started by EDA_hg81
- Sep 17, 2023
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
H
How to translate design circuit in ADS (Agilent Design system) to MATLAB CODE
- Started by hanen88
- Jun 3, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top