Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

place and roout section is fialed

Status
Not open for further replies.

electronical

Advanced Member level 4
Joined
Nov 4, 2011
Messages
104
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
1,975
Hello,
in may vhdl program,I have several matrix.
when I syn it with ISE, the process in the place and rout section is failed with no error. when I decrease the size of matrix(as 1/4) the program is synthesis.
why place and rout is fialed ?
 

barry

Advanced Member level 5
Joined
Mar 31, 2005
Messages
4,914
Helped
1,076
Reputation
2,162
Reaction score
1,066
Trophy points
1,393
Location
California, USA
Activity points
26,856
can you tell us what you mean by failed? Did you get an error message? what is it? My guess is you require more resources than are available on your FPGA, that's why it compiled ok when you reduced your matrices.
 

electronical

Advanced Member level 4
Joined
Nov 4, 2011
Messages
104
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
1,975
thank you, i think my code require more resources. I reduced the memories and process success.
but I cant understand why it failed with no errors.
when MAP was successfully synthesized, it means there is enough resource to use this IC for code?
 

barry

Advanced Member level 5
Joined
Mar 31, 2005
Messages
4,914
Helped
1,076
Reputation
2,162
Reaction score
1,066
Trophy points
1,393
Location
California, USA
Activity points
26,856
I'd be pretty surprised if you didn't get SOME message about being over-mapped. go back and look at the reports. When you say 'it failed' doesn't that mean there's an error?
 

electronical

Advanced Member level 4
Joined
Nov 4, 2011
Messages
104
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
1,975
I sent you the place and route report.
no error is occured.I use virtex 6, when use Xc67hx380T, the place and route is failed. when use Xc67LX760 ,it is fialed.
 

Attachments


barry

Advanced Member level 5
Joined
Mar 31, 2005
Messages
4,914
Helped
1,076
Reputation
2,162
Reaction score
1,066
Trophy points
1,393
Location
California, USA
Activity points
26,856
There is nothing to indicate it failed in yout report. Why do you say it failed? If there is no error, then there is no failure, right?
 

electronical

Advanced Member level 4
Joined
Nov 4, 2011
Messages
104
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
1,975
in report was write, the RAR is done.
but report in console :
PAR done!

Process "Place & Route" failed
 

Attachments


barry

Advanced Member level 5
Joined
Mar 31, 2005
Messages
4,914
Helped
1,076
Reputation
2,162
Reaction score
1,066
Trophy points
1,393
Location
California, USA
Activity points
26,856
It failed because timing was not met. It says "2 constraints not met"
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top