musclesinwood
Junior Member level 2
I am designing a 10-bit pipeline ADC. I have a very basic question about the ADC. I have read in some paper that for a 10-bit pipeline ADC, 6 initial clock cycles are required before the first digital outcome becomes valid. Can some one please tell me how its 6 initial clock cycles required before the first digital outcome becomes valid ?