Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

pipelining 32 float point adder design

Status
Not open for further replies.
J

jerryhqp

Newbie level 3
Joined
Dec 31, 2005
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,303
float adder

i am designing a 32bit pipelining float point adder design,I have finished it and test it,it can work at 60.5M,I hope that it can be over 100M,some body can give me some device and reference,thanks.
my email:jerryhqp@sohu.com
 

Which FPGA and tools are you using?

What do you mean by "some device and reference"?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top