pipe lining in dataflow in verlog

[singla.vishal8]

How can i do pipe lining in dataflow modelling
can anyone give me some example??/

 

[shaiko]

If you know some VHDL - this may help...
https://vhdlguru.blogspot.co.il/2011/01/what-is-pipelining-explanation-with.html

 

[singla.vishal8]

i understood that but i have to do it in verilog and in pipelining i have to call modules, which is not applicable in behavioral modelling means under always(process in VHDL), so do you have any suggestion abt that.....????

 

[syedshan]

Hi

Of course you cannot call modules in the always block in verilog, but if you plan to do pipelining using modules, then you can use ENABLE signal for your modules, so at certain conditions you can enable or disable the modules inside the always block.

Hope this helps