Physical Verification LVS

[milan.dalwadi]

Hello all,

what is Layout Versus Schematic [LVS]?

How to solve LVS in Synopsys ICC tool..?

 

[babaduredi]

LVS checks if layout drawn is similar to schematic. A clean LVS means all the nets and pins are correctly connected and does not mean following:
1. That post layout results will be similar to those from schematic simulations.
2. Net current carrying capabilities, resistance and other constraints are followed.
3. Matching is done in defined way.