physical design vlsi

Status
Not open for further replies.

karthik.venkata2020

Newbie level 4
Joined
Aug 19, 2013
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
34
can any one please tell me about smart clock gate placement and register clumping in physical design placement of vlsi ??

please reply me quickly ... please
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…