Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

phase noise project mtech vlsi

Status
Not open for further replies.

ppat2006

Member level 2
Joined
Aug 14, 2010
Messages
43
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
india
Activity points
1,585
How to reduce phase noise of cmos 5 stage single ended ring oscillator and current starved ring oscillator in matlab R2010a or mentor graphics design architect IC.?

which are the parameters affecting phase noise in oscillators and how to reduce them to decrease phase noise.?


I found one cmos single ended ring inverter circuit which has one PMOs current mirror in it and inverter is operated in current mode and voltage mode. It says that phase noise is less when operated in current mode as compared to voltage mode. i tried to simulate it in eldo but i dont get this results in fact i get opposite results.

plzzz help me?
 

Attachments

  • PRIME_2006_ReduktionPN_Paper.pdf
    203.2 KB · Views: 65

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top