Nep
Newbie level 1
- Joined
- Feb 21, 2015
- Messages
- 1
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 11
Hi guys,
I designed a 4 GHz VCRO in 0.18um cmos process with a phase noise of -111 dBc/Hz at 10 MHz offset frequency. In measuring phase noise, why is it measured usually in 10 MHz offset frequency?
Any idea? Thanks!
I designed a 4 GHz VCRO in 0.18um cmos process with a phase noise of -111 dBc/Hz at 10 MHz offset frequency. In measuring phase noise, why is it measured usually in 10 MHz offset frequency?
Any idea? Thanks!