Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PFD Phase Noise Question

Status
Not open for further replies.

Engineer4ever

Member level 3
Member level 3
Joined
Feb 2, 2013
Messages
67
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Visit site
Activity points
1,748
Hi,

I ran a PNoise and Pss analysis on Cadence to get the phase noise for my PFD. There is a peak at the reference frequency. Could anyone explain to me the meaning of that peak?

Thanks in advance, pn.PNG
 

Thanks for the link, but I still have a question: you said that this spur takes place after phase locking and the same is written in the file, but this phase noise curve is for PFD only. The PFD wasn't in the loop. I put square waves as inputs that represent the reference and feedback frequencies.
 

... There is a peak at the reference frequency.

Parasitic coupling from the reference frequency input to the output (directly or via the power supply). You could verify this by analyzing the rejection ratio between this input and output.

And you should find further peaks at the odd harmonics.
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top