Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I ran a PNoise and Pss analysis on Cadence to get the phase noise for my PFD. There is a peak at the reference frequency. Could anyone explain to me the meaning of that peak?
Thanks for the link, but I still have a question: you said that this spur takes place after phase locking and the same is written in the file, but this phase noise curve is for PFD only. The PFD wasn't in the loop. I put square waves as inputs that represent the reference and feedback frequencies.
Parasitic coupling from the reference frequency input to the output (directly or via the power supply). You could verify this by analyzing the rejection ratio between this input and output.
And you should find further peaks at the odd harmonics.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.