Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

path description file for path delay fault simulation using FastScan

Status
Not open for further replies.
Y

Yang Zhao

Newbie level 3
Joined
Oct 14, 2014
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
25
Hi all,

I have a question for the path description file used for path delay fault in FastScan. I know I can use PrimeTime to generate the path file with pt2tmax.tcl, and it is the format for TetraMax. Now I have to use Fastscan and does anyone know how can I generate the path file format which is readable by Fastscan? Is there any similar tcl script to use? Or how do you get the path description file for the path delay fault using Fastscan?

Please let me know if you have any suggestions. Thanks a lot!!!

Best,
Young
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top