Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PAR successfull, simulation fails

Status
Not open for further replies.

thepiper

Newbie level 5
Joined
Sep 25, 2008
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
par simulation fails

Hello everyone, I'm using ise 9.2i for my design, and PAR runs successfully and meets all my constraints with no timing errors, but when i run the simulation, it reports multiple warnings of all kinds (hold/setup violation...), what could be the problem?
 

thiagu_comp

Member level 1
Joined
Jun 5, 2009
Messages
37
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
Bangalore
Activity points
1,502
This is possible. For example, if there is reset recovery / removal issue, this cant be found unless the specific timing for the signal is captured in the timing constraint. There is a possibility that your reset in testbench, violates this timings and a warning is generated. Can you please explain what constraints have you provided for timing and what are the violations?
 

thepiper

Newbie level 5
Joined
Sep 25, 2008
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
my constraint are just the basic period and offset constraints, and the warnings are
X_FF PULSE WIDTH High VIOLATION ON RST;
X_FF HOLD X VIOLATION ON I WITH RESPECT TO CLK;
X_RAMB16_S9_S9 HOLD High VIOLATION ON DIA(7) WITH RESPECT TO CLKA;
X_RAMB16_S9_S9 SETUP High VIOLATION ON DIA(6) WITH RESPECT TO CLKA;
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top