Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
No, because an input "0" turns on a PMOS and off, a
NMOS. A "1", vice versa. If the two gates are co-driven
(like is shown) you get the 1/0 choice; if you drive them
complementary you get the X/Z duo. Which probably is
not the plan.
Thanks. I meant they are co-driven. This means that we don't have crowbarred (X) and high impedance (Z) in CMOS logic gates with complementary pull-up and pull-down networks. That is a bit surprised to me.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
