Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Cell delay is calculated from input transition and output load. The delay information is given in library in a tabular form along with input transition and output load. If this table is not available in library for a particular cell. Tool will not able to calculate the delay for that particular cell. Hence you will get an error.