Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have big problem with our LDO which can drive up to 300mA dual. I couldn't find out output oscillation on simulation, but it happened on silicon. anyone can give tips to work this out.
What's your LDO structure? Maybe you can paste it here, then others can help you to find parasite pole.
What's poles and zeroes location? How many gain stage?
If the non-dominant pole is the output pole, try to reduce the load capacitance to the LDO. If not possible, you can add a resistor in parallel to the load cap. Both solutions will degrade the refulator's performance
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.