Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Origin of Setup and hold time in Flip Flops ???

Status
Not open for further replies.

raditsme

Junior Member level 1
Joined
Aug 26, 2010
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
india
Activity points
1,413
Hello All,

Can anyone tell clearly, what is the origin of Setup and Hold time concepts in Flip-Flops. Please clarify with basic concepts .

I know the general Definition like:

Setup time. . . . . . . . . .the interval before the clock where the data must not change.
Hold time . . . . . . . . . the interval after the clock where the data must not change.

one can also say that violation of these times will lead to corrupted o/p.

but again the question is same...what is the origin of Setup and Hold time concepts in Flip-Flops.??

Please explain the negative setup and hold time concepts also?
 

lostinxlation

Advanced Member level 3
Joined
Aug 19, 2010
Messages
701
Helped
197
Reputation
394
Reaction score
184
Trophy points
1,323
Location
San Jose area
Activity points
5,051
Simply put,it's because nothing can happen in 0 second. Flipping the data in master latch doesn't happen in 0 second either, and if the current source to the master latch gets cut off while the master latch is about to be flipped, only current source is a weak feedback inverter in the master latch and it's up to the master latch whether it gets a new value or retain the old value.
Look at the transistor level circuit of a flop and look closely at the electrical aspect of how the master latch is flipped.

negative setup/hold are nothing special. it's just up to the timing relationship between the data path and clock path in a flop and how fast the master latch can flip.
 
Last edited:

raditsme

Junior Member level 1
Joined
Aug 26, 2010
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
india
Activity points
1,413
@lostinxlation , can u please elaborate your answer with transistor level figure of flip- flop??
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top