Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Optimization techniques

Status
Not open for further replies.

tachyons

Newbie level 5
Joined
Apr 15, 2011
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,346
Hi All,

1) What are the different techniques used by optimization tool to fix setup/hold violations ?
2) Does this applicable to all preCTS/postCTS/postRoute optimizations ? If not, how do the optimization techniques differ in each stage?

Regards
Tachyons
 

Setup ..decrease data path delay...hold increase data path delay...setup..introduce useful skew..data path optimization can be by buffering, changing drive strength, multi vt techniques etc..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top