Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

optimization in preCTS stage

Status
Not open for further replies.

tachyons

Newbie level 5
Joined
Apr 15, 2011
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,346
Hi All,

What violations will be fixed in preCTS IPO ? do you fix all the tran/cap violations?

Regards
Tachyons
 

phoenixpavan

Full Member level 4
Joined
Nov 26, 2009
Messages
211
Helped
98
Reputation
196
Reaction score
95
Trophy points
1,318
Location
Bangalore
Activity points
2,562
Hi tachyons,

During CTS you will fix all DRC(tran/cap) violations

cheers
 

phoenyxu

Junior Member level 1
Joined
Apr 11, 2011
Messages
17
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
China
Activity points
1,368
HFS should be resolved also. and keep reasonable timing violation.
 

aravind

Advanced Member level 1
Joined
Jun 29, 2004
Messages
487
Helped
45
Reputation
94
Reaction score
18
Trophy points
1,298
Location
india
Activity points
3,597
advise to fix all timing violation and drc before going to CTS..
 

anil4sat

Newbie level 6
Joined
Jan 29, 2008
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,369
Need to fix all drc(tran/cap) violations before cts.
Also try to fix setup violations and try to keep it minimum

Please correct me if im wrong
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top