Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

optimization in preCTS stage

Status
Not open for further replies.
T

tachyons

Newbie level 5
Joined
Apr 15, 2011
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,346
Hi All,

What violations will be fixed in preCTS IPO ? do you fix all the tran/cap violations?

Regards
Tachyons
 

Hi tachyons,

During CTS you will fix all DRC(tran/cap) violations

cheers
 

HFS should be resolved also. and keep reasonable timing violation.
 

advise to fix all timing violation and drc before going to CTS..
 

Need to fix all drc(tran/cap) violations before cts.
Also try to fix setup violations and try to keep it minimum

Please correct me if im wrong
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top