Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Opamp input transistor gate parasitic capacitor

Status
Not open for further replies.

iamxo

Full Member level 4
Joined
Mar 22, 2006
Messages
225
Helped
16
Reputation
32
Reaction score
4
Trophy points
1,298
Location
Southeast Asia
Activity points
2,493
We usually have to consider the input parasitic capacitor when the opamp is in closed loop, but i donot know how to calculate this parasitic capacitor.

is it only Cgs of the input transistor or Cgg ( Cgs + Cgd + others related to the gate)?? Anyone helps me.
 

if the input is CS stage, the Cgg is Cgs + A*Cgd, miller effect is considered.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top