Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm not sure if the real circuit shows the same behaviour (OP output apparently floating), it may be a simulation artefact. But in any case, there will be some startup time to charge the timing capacitor.
Some options to improve the behaviour:
- use a different OP, preferably rail-to-rail
- use higher switching hysteresis by reducing R2 (time constant has to be recalculated)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
