Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

OP AMP and basic questions on pipelined ADC....!

Status
Not open for further replies.

chandra3789

Member level 1
Joined
Jun 11, 2011
Messages
36
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
kharagpur
Activity points
1,622

I simulated 10 bit pipelined ADC with 1.5bit/stage architecture with ideal blocks and now want to move on to its transistor level implementation...while simulating it with ideal blocks i got some basic doubts......please clarify them
1) i am using 0.18um cmos9t5v technology....
in 1.5 bit stage architecture as shown below we need two comparators one with positive VRef/4 and the other with -VRef/4 thresholds and

my input signal can range from -vref to +vref which means i can give a double polarity(both +ve and -ve) signal as input...
hence if u want to pass a signal which has two polarities your op amp which u use in S/H circuit should allow to pass them which means that the op amp has to have power supplies -0.9V and +0.9V.....
because if we use 0 and 1.8V supplies the ICMR of the op amp would be positive somewhere symmetric about 900mV and hence it cannot pass negative signals!......
one more doubt which makes my above question strong is since the residue we pass from one stage to the next can be positive or negative the op amp must be able to give negative as its output which means that op amp must have two supplies +0.9V and -0.9V but in almost all the publications i saw they showed op amps driven by 1.8V and gnd!....
so my question is should i use two polarity supplies or single supply for all the blocks i will be designing?.....i am really in confusion please help me......


2) if we use differential implementation should i go for differential op amp design or single ended one?
 

jardila

Junior Member level 2
Joined
Sep 17, 2009
Messages
23
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,283
Location
Colombia
Activity points
1,416
Hi!

Well, I think that you are a little bit confused with the meaning of "signal".

The signal is only one component of the total value for a voltage or a current,
the other component is the DC level (bias). When you say that you ADC will work
with input signals between -vref and vref, actually the input voltage can range
from (VCM-vref) to (VCM+vref), where VCM is the input common mode voltage.

Hence, your opamp must have an adecuate input common mode voltage in order to
allow the operation with a only one supply between gnd and 1.8V for example.

I hope that the following figure can help you with the confusion.


vtotal_eda.png
Regards,
 

chandra3789

Member level 1
Joined
Jun 11, 2011
Messages
36
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
kharagpur
Activity points
1,622
yeah ....then my comparator thresholds are also VM-Vref/4 and VCM+vref/4?.....okay fine i know this but for the sake of clarity i posted this......thanks for your reply
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top