please read completely!D'oh - you said it worked on 24V - but failed on 310V - see the difference ? where does the 310 V come from ?
they look the same because you don't have enough knowledge and experience to realise what you are looking at, and/or seeing,my question is why gate and source voltage are the same
can you explain why is that? or refer a source for me to read about it?they look the same because you don't have enough knowledge and experience to realise what you are looking at, and/or seeing,
at 24V the source of the top fet goes up and down very similarly to the gate.
hi,Get it going at 24VDC input again and start probing and learning what your converter is really doing ....
Then put 2 x power supplies in series for 48V and have another look
then get a mains ISOLATING transformer and a variac, and a bridge rectifier and some large electro's and make a variable DC supply such that you can take the voltage up slowly to several 100 volts - checking all the way - while the ckt is operating ....
Sketch the bulb connection and placement with bridge/power....label some voltages
after bulb is off.
Regards, Dana.
here is the sketch.Hi,
A hand drawn sketch could better describe your bulb connection... and whether it is done correctly.
That your hous has no EARTH connection does not maket it more safe to work the way you do.
An isoating transformer is the way to go.
About your error description:
Now it seems that your bridge control signals - maybe just at start up - are not correct.
Klaus
Hi,
And again: Bus voltage bypassing capacitors are missing.
Klaus
i read about the bulb connecting thing in one thread that has a problem similar to mine. read what atom said.The idea of the bulb was a load to replace L load in the bridge. To see if
the L transients were frying the MOSFETs thru gate over V stress.
Regards, Dana.
u3 is 15V supply and u4 is 5V supply.Hi,
where do you see the improvement?
Did you read our posts?
* Still no GND plane, no GND start point wiring either
* still the too small diodes parallel to MOSFET
* no chance for a heatsink
* very optimistic isolation distance for paths with 310V levels.
* no 310V bulk capacitor
But yes, I did notice that some paths are more low impedance now, some enclosed areas are smaller now.
Mind for "low impedance" signal paths you don´t necessarily need wide and thick traces. Thinner traces adjacent to GND plane (or better say: to it´s return path) is much better.
You need thick and wide traces for for power paths with high RMS current. --> here you also could improve.
I´d say it´s half the way.
Where are U3 and U4 connected to? Mind to avoid GND loops.
Where is P1 and P2 connected to? Where is the GND? Don´t the signals need pull ups or pull downs?
Klaus
My idea:p1 and p2 are input signals which have been pulled down on another board.
Yes. But these are fast, low capacitance values. They are correct here.c9 and c10 are 630V 100nF capacitors across dc bus on each leg (between drain of high and source of low mosfet.
You still think in DC and thus about GND to be "low ohmic".GNDs are the big an widest track (source of low mosfets).
UF4007 are not suitable. Installing them is a waste of money, they don´t bring any benefit. (read posts before)what do you mean by small parallel diodes?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?