Noise Margin Analysis for Dynamic Logic circuits

[sazjad]

Hi,

I am trying do the noise margin analysis of a dynamic CMOS logic circuit (Domino) which is run by a clock signal. Now, what should be the procedure to do that? I am trying to follow something similar to standard method of measuring noise margin for an inverter using VTC curve.

Thank you for your time and co-operation!

 

[D.A.(Tony)Stewart]

How much Voltage margin before a false transition? Vol-Vil and Voh-Vih
How much stray current is needed to be pulsed to cause a false transition? ( inductive or capacitive ) for each state
How much power margin? product of above...for each state or margin of noise power required to cause false transition.

Noise can radiated or conducted causing interference and varies in source impedance.