Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

noise analysis in cadence

Status
Not open for further replies.
D

deepa

Full Member level 2
Joined
Jul 3, 2005
Messages
127
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
2,226
how to find the Sid of an nmos or pmos transistor in cadence.
 

What does Sid mean?
 

Are you talking of PSD of noise? Run an ac anlaysis coupled with the noise analysis. Sweep frrequency till your bandwidth of interest
 

what is sid...
In analog environment i think there would b an option for noise analysis as in ic station..
 

some one tell me how to plot the noise due to mosfet and how would the circuit be. Thanks in advance.
 

take a mosfet.giv a dc voltage to its gate to bias it properly to be in deep saturation(giv 1v)and the ac voltage of the dc voltage source to some value.connect a load resistor.If u dont want noise due to resistor to be include use a G element.and perform noise analysis.sweep the frquency acc to your wish in noise analysis.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top