Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

NMOS LC tank with top tail vs bottom tail

Status
Not open for further replies.

casual

Junior Member level 2
Joined
Sep 9, 2008
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,431
Hi,

I have seen two types of NMOS LC tank circuit. One with top tail (current source) and the other type, the current source (tail) at the bottom.

what are the advantages and disadvantages between them?
any related papers discuss this?
 

The first difference is that when the tail current is at top, the common mode dc voltage at each output node is determined by vgs and therefore you can design it in such a way that each node has a dc voltage of vdd/2. When the tail current is at bottom, the dc voltage at each node is vdd.
When you want to use accumulation mode mos varactors, having a vdd/2 at ouput nodes is desirable. But if you want to use diode varactors, the later is better ( for higher tuning range).

Also, when you use bottom tail current, you can get more swing from the circuit ~vdd at each node. But in another one ~ vdd/2.

And the last comparison:

When top tail current is used, the noise of the tail current has more effect on the phase noise of the oscillator.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top