Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Newbie Question (regarding simulation of BUFGCE module)

Status
Not open for further replies.

adilsaleem

Newbie level 4
Joined
Nov 28, 2006
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,315
Hi,

I am trying to implement the clock gating technique using the global clock buffers (Virtex 5 FPGA). For a start i made a small test project just to get familiar with the funtionality of the BUFGCE, which is required to be instantiated in the code. I wrote this test module


Code:
module bufg_test(clk,ce,op);

input clk,ce;
output op;

BUFGCE BUFGCE_inst (
.O(op), // Clock buffer output
.CE(ce), // Clock enable input
.I(clk) // Clock buffer input
); 

endmodule

and it's test bench

Code:
module tb_bufg_test();

reg clk;
reg ce;
wire op;
bufg_test uut(.clk(clk),.ce(ce),.op(op));

initial begin

clk = 0;
ce = 0;
//wait 100 ns for global reset to finish 
#100 

ce = 1;
#200 ce = 0;

#400;
$stop;
end

always #20 clk = ~clk;

endmodule




Now the problem is that the output of the BUFGCE is not gated clock. It is exactly the copy of the input clock. I am attaching the wave window.

I am simulating it from ModelSim 6.3 (using libraries (which i compiled first) from Xilinx 10.1webpack)


Any ideas what am i doing wrong here?
 

sajal1975

Full Member level 2
Joined
Mar 25, 2005
Messages
136
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Activity points
2,149
what is ur exact prolem clearify
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top