Need Verilog code for 1 signal for 1 period after 16 clock cycle

ravindra kalla · Aug 24, 2005

take

hi
i m writing a verilog code on that 1 controle signal should be there which will active after 16 clock cycle and only for one clock period.This control signal is used for select line of MUX.So that MUX
will select value from x(suppose) up to 16 clock cycle after that it will select value from y.SO how can i write code for this procedure.One more thing is that i will use this processing element latter in my architecture.it is one part of my architecture

echo47 · Aug 24, 2005

verilog code(urgent)

You can use a 16 bit shift register. Feed a pulse into the input, then sixteen clocks later it appears at the output.

nand_gates · Aug 24, 2005

Re: verilog code(urgent)

here is one example how you can do that!

Code:

module cntrl(/*AUTOARG*/
   // Outputs
   mux_sel, 
   // Inputs
   clk, reset_n
   );
   input clk, reset_n;
   output      mux_sel;
   reg [4:0]   control;

   assign      mux_sel = &control;

   always @(posedge clk or negedge reset_n)
     if (!reset_n)
       control <= 0;
     else
       control <= control + 1'b1;
endmodule // cntrl

lufeng21cn · Aug 26, 2005

verilog code(urgent)

I agree with nand_gates
,maybe a counter is better!!

echo47 · Aug 26, 2005

verilog code(urgent)

A counter would be smaller.
A shift register would support multi-pulse pipelining.
We don't know which feature is more important to the project.

Need Verilog code for 1 signal for 1 period after 16 clock cycle

ravindra kalla

Junior Member level 2

echo47

Advanced Member level 6

nand_gates

Advanced Member level 3

lufeng21cn

Newbie level 5

echo47

Advanced Member level 6

Similar threads

Need Verilog code for 1 signal for 1 period after 16 clock cycle

ravindra kalla

Junior Member level 2

echo47

Advanced Member level 6

nand_gates

Advanced Member level 3

lufeng21cn

Newbie level 5

echo47

Advanced Member level 6

Similar threads

Privacy & Transparency

Privacy & Transparency