Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Need suggestion in VLSI Physical design Project

Status
Not open for further replies.
K

kangeti

Newbie level 1
Newbie level 1
Joined
Nov 21, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
5
Hi, I want to do a project titled " Technique to reduce glitch power consumption at physical design stage in cmos circuits" IEEE 2012 paper. I request for suggestions regarding the design which I can consider to write RTL code for doing this project.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top