need information on How PLL Locks the clock comming on bus

Status
Not open for further replies.

vinod_g

Member level 4
Joined
Nov 29, 2006
Messages
71
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,288
Activity points
1,681
PLL LOCK

Hi

Can any one give the information on How PLL Locks the clock comming on the bus?
 

Re: PLL LOCK

It measures phase difference between the incoming clock and the internally generated clock, and controls the internally generated clock frequency trying to make this phase difference zero.

See https://en.wikipedia.org/wiki/PLL[/url]
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…