Non AMP

Need help with the project

Thread starter vlsi_fanatic
Start date Mar 14, 2005

Status: Not open for further replies.

Mar 14, 2005

#1

V

vlsi_fanatic

Junior Member level 1

Hi guys,

I need to design an ethernet hub in verilog. has anyone done this before? If so please help me. I don't know how to proceed.

Thanks

Mar 15, 2005

#2

R

Renjith

Full Member level 3

plenty of open resources might b available in the web itelf, have u tried this site: www.opencores.org

Mar 15, 2005

#3

C

carrier

Full Member level 5

look the atmel site. www.atmel.com
in the chip directory all ethernet device can be downloaded.

Status: Not open for further replies.

Similar threads

Microchip FPGA : Need help in some PCIe Throughput calc
- Started by dpaul
- Sep 14, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
C
Seeking Help with VHDL Timing Issue in Arithmetic Operation
- Started by chandra1502
- Aug 29, 2023
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
Z
I need some cheap Zynq FPGA Board.
- Started by Zerox100
- Feb 5, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design