Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

need help with sdf annotaion in cadence ncverilog.

Status
Not open for further replies.

hawk

Member level 4
Joined
Nov 27, 2001
Messages
76
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
384
$sdf_annotate

Hi fox,
I need help regards to sdf annotation:
I can annotate the sdf max/min in seperate files (e.g. min alone & max alone - seperate sdf files for min/max).
However i did not succeeded to run on 1 sdf file with min/typ/max & choose from this file the relevant mode.
So....
My Q is:
how can i run sdf annotation with one sdf file which include min,typ,max
& choose the relevant mode in the gatelevel simulation????????
If some one can give an example for this, it will be great.
Regards,
Hawk.
 

shawndaking

Full Member level 3
Joined
Jun 20, 2001
Messages
187
Helped
12
Reputation
24
Reaction score
6
Trophy points
1,298
Activity points
1,077
sdf_annotate

In Timing Design There Is No Question Of mMin Or Typical, You Always Choose The Maximum Delay To Test The Worst Case Scenario.
 

kinysh

Member level 3
Joined
Jul 16, 2002
Messages
65
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
509
ncverilog +mindelay

the cadence help have detail for sdf_annotate
here is the example we use
$sdf_annotate("file.sdf", u_toannotate,,,"TOOL_CONTROL","1.0:1.0:1.0","FROM_MTM");
in the run script use typdelay, maxdelay, mindelay to control it.

by the way, min delay is also very important, it check hold time.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top