Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

need help - Verilog/VHDL program, prototype boards, EDA

Status
Not open for further replies.

d531

Newbie level 1
Joined
Jul 24, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
China
Activity points
1,289
Help!!!

I got a text paper today, there are 3 questions below that I don't know how to answer them. Can somebody help out? Huge thxs.

1. Design a program with Verilog or VHDL which can detect a series of bits (such as 1010) in a long serial stream.

2. Supposing that you are going to design an electric system. Please describe the design flow from schematic design with EDA software you are familiar with to complete a prototype board debug.

3. After you get the prototype boards from the manufacturing factory, what will you check on the board before and after you power it up? Refer to the simplified schematic drawing below.
33_1248430857.jpg
 

Help!!!

hi , shift register complete detect a series of bits

module series_det ( clk ,
rst ,
sin ,
dout
);
input clk,rst;
input sin;
output dout;

reg [ 3 : 0 ] buf_reg;

alwasy @ ( posedge clk or posedge rst )
if ( rst )
buf_reg <= 0;
else
buf_reg <= { buf_reg [ 2 : 0 ] , 1'b0 };

assign dout = buf_reg == 4'b1010 ;
endmodule
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top