mrclrn
Newbie level 1
- Joined
- Oct 4, 2014
- Messages
- 1
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 9
Hello guys,
I'm new with VHDL. I'm trying to understand what this error mean :
There is my code:
---------------------------------------
-------------------------
the error is on line 20: y1 <= s1;
Thank you for your help!
I'm new with VHDL. I'm trying to understand what this error mean :
vhd(20): Cannot read output "s1".
There is my code:
---------------------------------------
Code VHDL - [expand] 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity b1 is PORT ( a, clk, reset_sync :in STD_LOGIC; s1, s2 :out STD_LOGIC); END b1; architecture Behavior of b1 is component dff Port ( D, clk, reset_sync : in STD_LOGIC; Q :out STD_LOGIC); end component; signal y1:std_Logic; begin y1 <= s1; dffa : dff port map (a, clk, reset_sync, y1); dffb : dff port map (y1, clk, reset_sync, s2); end Behavior;
-------------------------
the error is on line 20: y1 <= s1;
Thank you for your help!
Last edited by a moderator: