Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi,
i am working on a master slave d-type flip flop. it consist of around 18 transistors.i have optimized the transistor sizes through logical effort in hspice . i need to build a counter with that flipflop now. is it possible to do that in hspice.. can anyone pls help me with the coding
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.