Non AMP

need good tutorial for tanner layout design

Thread starter ananish
Start date Mar 18, 2006

Status: Not open for further replies.

Mar 18, 2006

#1

A

ananish

Member level 1

can anyone provide good tutorial for layout design and in particular using tanner if available. thanks in advance

Mar 21, 2006

#2

L

linuxluo

Full Member level 6

hi,
I'v heard of a book describing using tanner to design

Mar 21, 2006

#3

A

ananish

Member level 1

can u provide me the book

Apr 29, 2006

#4

S

shockie

Advanced Member level 4

Here is one tutorial how to use Tanner to design Integrated Circuit.

Apr 30, 2006

#5

A

aekn

Member level 1

See topiс:

Oct 2, 2011

#6

A

ashishkkr

Newbie level 2

aekn said:
See topiс:

link not working

Status: Not open for further replies.

Similar threads

[SOLVED] Custom Design post layout failed
- Started by Marsana
- May 14, 2023
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
A
Good practices to handle Empty/Null values in RTL
- Started by analog_malware
- Nov 29, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
A
Do we need set_clock_uncertainty in post-layout timing analysis?
- Started by ahmad898
- Feb 26, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
N
ESD.10g error in Cell in cadence layout
- Started by naqeeb93
- Oct 28, 2023
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
Z
Open Synthesized Design in Genus
- Started by zharfandish
- Jan 17, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)