Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Need explanation of Clock Tree Synthesis

Status
Not open for further replies.

wadaye

Full Member level 4
Joined
Jun 18, 2004
Messages
213
Helped
12
Reputation
24
Reaction score
2
Trophy points
1,298
Activity points
1,906
Re: CLock Tree Synthesis

Hi kumar_eee,

CTS does High Fanout Net synthesis and skew optimization.

The logical synthesis tool does not have good knowledge about building a good clock tree to buffer loads on the clock. Back-end tool will take it.

Clock Tree Synthesis (CTS) main objective is to optimize both clock latency (insertion delay) and clock skew.
 

    kumar_eee

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top