clock tree systhesis is done before routing,after the clock tree synthesis we can get the real clock in the design,this is done in order to reduce the insertion delay and skew
About Chapter 3 : Reducing the Timing Overhead
D.G.Chinnery,K.Keutzer
Department of Electrical Engineering and Computer Sciences,
University of California at Berkeley.