Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

need direct synthesis tools to map SystemC to Verilog

Status
Not open for further replies.

yasser_shoukry

Full Member level 4
Joined
May 31, 2006
Messages
233
Helped
25
Reputation
54
Reaction score
5
Trophy points
1,298
Location
Cairo - Egypt
Activity points
2,749
systemc to verilog

Hi All,

I'm working now on modeling a small processor using the synthesiazable subset of SystemC.

However I do not have a clear flow after that. How can I synthesize this RTL base model. Is there direct synthesis tools or I have to use 3rd party tools to map SystemC into verilog for example

Regards,
Yasser
 

yasser_shoukry

Full Member level 4
Joined
May 31, 2006
Messages
233
Helped
25
Reputation
54
Reaction score
5
Trophy points
1,298
Location
Cairo - Egypt
Activity points
2,749
Re: SystemC to Verilog

I chose systemC as it really decreases developing time with very powerful and easy to use verification.

I know that Synoposis has a tool called CoCentric Compiler that converts SystemC to HDL but I'm not sure of that
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top