Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Why don't use the classical scheme:
Differential pair input with dynamic load - second common emitter stage (otional) - output common collector stage.
All the stages feed using current mirrors. Adjust transistor area factor for desired current rates.
By the way motorola site has application notes with examples of such a design - try to look through them. Good luck!
thank u first,
U give a good idea,but this power amplifier should be a cmos design,not bipolar or bicmos.
This amplifier shoud have a output stage to deliver current to load and bias circuits to stable the quiecent current in output stage. It will be implemented in 0.25um standard CMOS process.For noise consideration,it should has a p-type input differential pair.
I will read the application notes for solutions.