Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ncxlmode - lib inclusion how?

Status
Not open for further replies.

otis

Member level 3
Joined
Sep 21, 2010
Messages
60
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
1,711
Hi
I am simulating some Verilog models of analog circuits. I wrote TB in Verilog.
Main analog blocks(DUT) are modeled manually. some primitives are taken from the library.
I use ncxlmode to run the simulation.

all the models which are modeled manually are included in the simulation. no issue there. But some models are using primitives which are part of the library that I include in the script.But the simulation sees the folder which I mention but they are not really included in simulation - I get error during elaboration.

Lets say library name is tsmc45nm. the primitives are located as follows
/tsmc45
_____/primitive_one
__________/functional/verilog.v
__________/layout/*
__________/schematic
__________/symbol
_____/primitive_two
__________/functional/verilog.v
__________/layout/*
__________/schematic
__________/symbol
_____/primitive_three
__________/functional/verilog.v
__________/layout/*
__________/schematic
__________/symbol
Please note that the Verilog file name is always same and it is called "verilog.v" but the module name in the file are different.

Here is my sim script
ncxlmode \
+noupdate \
+licq \
+access+rwc \
+define+SHM \
+incdir+../bench \
+incdir+../models \
+incdir+../sdf \
../bench/tb.v \
-y /blabla...lala/tsmc45nm \
+libext+.v \
-y ../models \
+libtext+.v \


this script gives following message

ncvlog: *W,LIBNOU: Library "/blabla...lala/tsmc45nm" given but not used.

And it later it produces error "design unit 'primitive_one' is unresolved" (also for other primitives)

Could anyone explain how to make the tool to get these library into simulation?

Thanks in advance!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top