Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

nan appears in stb analysis

Status
Not open for further replies.

optimized

Newbie level 4
Joined
Sep 18, 2012
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Egypt
Activity points
1,316
SA,
when I perform an stb analysis in cadence for PLL model I have made using verilog-a i get (nan ) in all the fields of stability
I am putting the Iprobe between the VCO block & the divider block & I am selecting it as a probe of instance
I am sure there is some thing wrong but I do not know which is wrong
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,041
Helped
2,056
Reputation
4,116
Reaction score
1,903
Trophy points
1,393
Location
USA
Activity points
56,439
Not A Number means some calculation failed. Veriloga
models may, or may not, have any useful frequency-
domain output. Try plotting vm(), vp() of some relevant
node and see if there's anything. No mag, no phase,
no chance for stb to work.
 

jgk2004

Full Member level 5
Joined
Dec 1, 2009
Messages
280
Helped
76
Reputation
152
Reaction score
72
Trophy points
1,308
Location
Munich Germany
Activity points
3,391
You get this NAN error I recall when your magnitude never gets above 0dB, hence it can't find the PM and GM. It always looks for the unit-gain bandwidth point.

JGK
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top