multiplier verfication

Status
Not open for further replies.
S

sun_ray

Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
6,828
I have a two input multiplier with each input being 8 bits wide. Is there any simpler way to verify this multiplier other than sending and the possible combinations at the input?
 

At which level you want verify your multiplier?
1-rtl, no need.
2-logic, LEC is required.
3- silicium, the scan pattern will check the majority but the guarantee the correct coverage, you need to try all cases.
 

I am looking for a solution where you take a methodology that will lead to a smarter way of verification. The multiplier can be at RTL level and also at gate level.
 

At rtl level, there is nothing to check for a multiplier itself.
At gate level, only executed all multiplication will guarantee the full functionality.
 

I am asking a smarter solution?
 

What do you mean by a smarter solution ? Can you explain more your intentions and what's in your mind ?
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…