Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

multi-gigabit serial link (Xilinx RocketIO) signal integrity

Status
Not open for further replies.

mretour

Junior Member level 1
Joined
Feb 21, 2002
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
49
Hi all

I want to run a high speed (2.5 - 3.0 Gbit/s) serial link between Xilinx Virtex 2 Pro FPGAs on two different boards. I want to use an impedance controlled connector (Samtec QTH/QSH-DP) between the boards (one board plugs on top of the other).

Does anyone have experience analysing signal integrity issues in scenarios like this? Anyone got a favourite tool to do it with? I looked at HyperLynx but even the latest version (7) does not model the connector properly. Is Mentor ICX any good? How about HSPICE? How do these two compare from a users point of view to HyperLynx?

Thanks in advance...
 

lucbra

Advanced Member level 2
Joined
Oct 30, 2003
Messages
514
Helped
73
Reputation
146
Reaction score
63
Trophy points
1,308
Location
Belgium
Activity points
3,251
Re: multi-gigabit serial link (Xilinx RocketIO) signal integ

The best way I saw so far is a real evaluation board with a L/e/c/r/o/y scope attached to it.
I saw results with Xilinx's board and also Lattice, amazing!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top