Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Multi Domain Voltage from Periphery to core circuit (Level Shofter Down)

Status
Not open for further replies.
D

Deka87

Newbie level 6
Joined
Jan 12, 2013
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,390
Good Moorning to everybody,

I'm a newbie and I'm a only analog designer.

I've designed a differential receiver and after the conversion (from differential to CMOS) the magnitude of CMOS level is 2.5 V. I've the necessary to convert this digital signal into CMOS level 1.2 V (core level into the ASIC). Are there some standard cell that provide this functions or other techniques?

Taking account that design approach is Digital On Top and my work is an analog block receiver

Thanks in advanced
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top